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A method of formulating and packaging decision-mak- 
ing elements into a long constraint length Viterbi de- 
coder which involves formulating the decision-making 
processors as individual Viterbi butterfly processors 
that are interconnected in a deBruijn graph configura- 
tion. A fully distributed architecture, which achieves 
high decoding speeds, is made feasible by novel wiring 
and partitioning of the state diagram. This partitioning 
defines universal modules, which can be used to build 
any size decoder, such that a large number of wires is 
contained inside each module, and a small number of 
wires is needed to connect modules. The total system is 
modular and hierarchical, and it implements a large 
proportion of the required wiring internally within 
modules and may include some external wiring to fully 
complete the deBruijn graph. 
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LARGE CONTRAINT LENGTH HIGH SPEED 
VITERBI DECODER BASED ON A MODULAR 
HIERARCHICAL DECOMPOSITION OF THE 
DEBRUIJN GRAPHpg,l4 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 202 
)in which the Contractor has elected not to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to signal decoding apparatus 
and more particularly to an improved Viterbi decoder 
capable of decoding convolutional codes with con- 
straint lengths up to about 15 and code rates of one-half 
to one-sixth. 
2. Description of the Prior Art 
A search of the prior art has revealed the following 
3,789,360. . . Clark, Jr., et. al. 
4,630,032 . . . Gordon et. al. 
4,715,037.. . Yagi 
4,730,322 . . . Pollara-Bozzola 
4,748,626 . . . Wong 
Of the above-noted patents the closest one to the 
principles of this invention is the one by Pollara-Boz- 
zola (‘322 patent) in which a hypercube method and 
apparatus for formulating a Viterbi decoder is defined 
and claimed. The trellis comprises states that are as- 
signed to nodes of the hypercube according to a novel 
algorithm and thus allow for highly parallel Viterbi 
decoder structures. The issue of how to formulate 
higher constraint length viterbi decoders, with a practi- 
cal size, speed, and with efficient wiring of modules 
operating in parallel, however, is not addressed in this 
prior art reference. The remaining prior art patents do 
not teach or suggest the novelty that is described and 
claimed in this application. 
Some additional references of which the inventors 
are aware are listed in keeping with the inventor’s duty 
of disclosure. Such references are of interest only and 
include: 
patents: 
4,015,238 . . . Davis 
4,493,082 . . . Cumberton et al. 
4,500,994 . . . McCallister et al. 
4,545,054 . . . Davis 
Numerous textbooks teach the operation and struc- 
ture of Viterbi decoding. It is well known that if one 
wants to increase the constraint length of a Viterbi 
decoder one must double the number of states in the 
trellis diagram used for evaluating the various possibili- 
ties contained in an input string of convolutionally en- 
coded data to be decoded. It is readily apparent that, as 
one increases the constraint length, the size and com- 
plexity of the decoder grows exponentially. The com- 
Dlexitv of the structure. although s im~le  from a theoret- 
that state. The accumulated metrics are updated, at each 
information time, by adding to the previously computed 
accumulated metric the branch metric associated with 
the newly received symbols. This viterbi decoding se- 
5 quence is well known and is implicit in this disclosure. 
This invention will focus on overcoming the bottleneck 
of partitioning, packaging and duplicating the electrical 
circuits needed for long constraint length decoders 
(K=7, 8, 9, 15, etc.) that must operate at high decoding 
10 speeds (one million bits per second and higher). 
15 
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Ical standpoint becomes a paciaging nightmare. 60 
A Viterbi decoder finds the maximum-likelihood path 
through a state trellis, based on the information con- 
tained in a stream of encoded symbols, and yields a 
sequence of decoded information bits. At each informa- 
tion bit time, each state in the trellis must select one of 65 
the two possible paths coming into the state. These 
decisions are based on the accumulated metrics into 
each state, which represent the likelihood of reaching 
- .  
- Since‘a constraint length I5 Viterbi decoder has 214 
such trellis states it is a formidable problem to imple- 
ment the decoder by distributed architecture that makes 
high decoding speed feasible. When such a decoder is 
implemented in a fully parallel format, the number of 
wires and decision making processors totals into the 
thousands. The longer the constraint length, the more 
non-trivial the packaging and formulating problem be- 
comes. For example, consider the clocking associated 
with the decision making processors. Data must be 
delivered to every processor at the same interval. Even 
with today’s integrated chip technology, the Viterbi 
decoder’s timing, structural, architecture and wiring 
complexity is a staggering undertaking. 
Our invention, for the first time, discloses such high 
speed long constraint length decoders formulated into a 
practical system that is compatible with today’s tech- 
SUMMARY OF THE INVENTION 
A standard implementation of a maximum-likelihood 
convolutional decoder (Viterbi decoder) involves for- 
mulating the decision-making processors as individual 
Viterbi butterfly processors that are interconnected as 
nodes in a deBruijn graph configuration. Such a de- 
Bruijn graph is not known to be readily adaptable for 
building block construction techniques. In this inven- 
tion we have introduced a novel partition of the de- 
Bruijn graph (so-called “splitting” of deBruijn graphs) 
inspired by the problem of building a large constraint 
length viterbi decoder. Such splitting renders the de- 
Bruijn graph into identical building blocks (hereinafter 
referred to as the “crenellated FFT algorithm”) that 
can readily be duplicated as identical modules by VLSI 
fabrication techniques. 
Butterflies are nodes in the deBruijn graph and the 
edges of the graph represent wires between butterflies. 
Such a graph requires a full set of 2K-2 butterflies, which 
set in our invention is split, or decomposed, into identi- 
cal modules called boards and the boards are still fur- 
ther decomposed into modules called chips. This parti- 
tioning of our invention achieves a maximum amount of 
wiring that is internal to the modules with a minimum 
amount of external wiring. This configuration is imple- 
mented by a fully distributed architecture having a 
continuous traceback operation. The system is modular 
and hierarchical. 
Since the modules are identical they can be dupli- 
cated as necessary for any given decoder constraint 
length. We also need some external wiring as intercon: 
nections between these modular units. The novel parti- 
tioning techniques of this invention have kept the exter- 
nal wiring to a manageable minimum. This invention 
results in a simpler design, reduced cost, and improved 
testability and repairability. A constraint length 15 de- 
coder, for example, uses 512 identical VLSI chips and 
16 identical printed circuit boards based on this inven- 
nology. 
5.068.859 
3 
tion’s novel partitioning. A decoder of such a constraint 
length, heretofore thought impractical, can be feasibly 
designed for decoding at speeds of 1 Mbps (one million 
bits per second) based upon this invention’s partitioning 
techniques. 
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a simple logic diagram of an encoder dia- 
gram for a convolutional code of constraint length 
K=15; 
FIG. 2 includes FIG. 2A which is an Add-Compare- 
Select circuit and its associated connections that are 
configured into a butterfly, and FIG. 2B depicts one 
butterfly’s required connections to its four neighbors in 
the deBruijn graph; 
FIG. 3 depicts a connection diagram for an 8 by 
4-stage ordinary FFT layout suitable for VLSI tech- 
FIG. 4 is a connection diagram for a thirty-two but- 
terfly chip having a crenellated FFT-type pattern and 
free butterflies included thereon in accordance with the 
principles of this invention; 
FIG. 5 depicts a 32-butterfly chip in accordance with 
FIG. 4 and includes additional external wiring connec- 
tions necessary to form a Viterbi decoder having a 
constraint length of K=7; 
FIG. 6 depicts two thirty-two butterfly chips of FIG. 
4 wired into a Viterbi decoder having a constraint 
length of K=8; 
FIG. 7 is a connection diagram for a 512-butterfly 
board containing 16 32-butterfly chips as used for 
higher constraint length decoders in accordance with 
this invention; and 
FIG. 8 includes FIG. 8A which is the underlying 
theoretical basis for FIG. 8B, which Figure depicts an 
alternative embodiment of this invention. 
niques; 
4 
well-known parallelism must a practical approach 
throw away? 
We chose to retain a fully distributed architecture for 
computing and exchanging accumulated metrics (in the 
5 well-known Viterbi decoding operation), but to per- 
form the arithmetic computations bit-serially. The arith- 
metic computations, for a constraint length of K =  15, 
are 16-bits long, and the decoding speed will be greater 
than 1 Mbps with a 20 MHz system clock. 
In a fully distributed architecture, there are 2K-1 basic 
computational elements called add-compare-select 
(“ACS’’) circuits for a constraint length K decoder. 
When K is large, it is desirable in accordance with this 
invention to take a modular, hierarchical approach to 
15 organizing the huge number of required wires and com- 
putational elements. Many add-compare-select/wiring 
circuits can be implemented on a single VLSI chip, and 
many chips can be mounted on a single printed circuit 
board using commonplace backplane and connection 
20 techniques. The full decoder is implemented by wiring 
together the required number of chips and boards. 
The main problem overcome by the principles of this 
invention is wiring. For a code with a constraint length 
K, the number of states is 2K-1, so in the K=  15 decoder 
25 there are 16,384 states that must be represented in the 
basic signal handling elements. How can these large 
numbers of basic elements, each with two inputs and an 
output (going to two different elements’ inputs), be 
partitioned into chips and boards without using too 
30 many pins per chip or too large a board edge connector? 
This question is answered by this invention. 
This application shows first how pairs of add-com- 
pare-select circuits are grouped to form elements called 
butterflies. FIG. 2A depicts the elements that make up 
35 a butterfly 100. As shown in FIG. 2A an input state’s 
accumulated metric enters on an input pin 110 and it is 
10 
applied to two adder circuits 120 and 130. Another 
input state’s accumulated metric enters on input pin 115 
and it is applied to two other adders 125 and 135. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
A new Viterbi decoder, caDable of decoding convo- 40 Branch mei6cs are also supplied, in any well known 
lutional codes with constraintiengths up to 15, at speeds 
exceeding 1 Mbps (one million bits per second) is under 
development by the National Aeronautics and Space 
Adminstration (NASA) for the Deep Space Network 
(DSN). This application describes a novel partitioning 45 
of the decoder’s state transition diagram that forms the 
basis for the new decoder’s architecture. 
FIG. 1 is a typical type of encoder for use with a long 
constraint length viterbi decoder. The encoder 50 re- 
ceives a string of input data bits, typically in binary 50 
format, and recombines them using the exclusive OR 
circuits 75 which are connected into certain predesig- 
nated bit positions as shown in FIG. 1. The encoder will 
reorganize a string of fifteen input data bits into four 
output symbols as shown and labeled in FIG. 1. These 55 
four output symbols define a one-fourth code rate 
which is available for transmission in any suitable 
known manner. After such a code has been transmitted, 
it will be received, and at the receiving end an appropri- 
ate Viterbi decoder is employed to decode the encoded 60 
output symbols that have been received at the decoder’s 
location. 
The Viterbi algorithm is naturally fully parallel as is 
well known. However, a fully parallel implementation 
of a large constraint length Viterbi decoder requires an 65 
impractical amount of hardware unless novel and inven- 
tive techniques are employed. The first question to be 
faced when building such a decoder is how much of this 
manner, to these adder circuik. The branch metrics and 
the timing by derived or external clocks is not shown in 
detail. Such structure is implicit in this description and 
is not believed necessary for the invention’s disclosure. 
Further details of such nonessential material, however, 
is incorporated herein by reference to papers published 
recently by some of the co-inventors named herein. For 
example, we incorporate herein by reference, an ab- 
stract of a paper which is listed in the ISIT Conference, 
Japan, Session MB5 entitled Decoding of Trellis Codes, 
Techniques for Long Constraint Length Viterbi De- 
coding as presented on June 20, 1988 by a named inven- 
tor hereof, Oliver Collins. Another paper of interest is a 
TDA Progress Report 42-95 dated Nov. 15, 1988 enti- 
tled A Long Constraint Length VLSI Viterbi Decoder 
for the DSN, by J. Statman, G. Zimmerman, F. Pollara, 
and 0. Collins; and another TDA progress Report 
42-96 dated Feb. 15, 1989 entitled Wiring Viterbi De- 
coders (Splitting deBruijn Graphs) by 0. Collins, F. 
Pollara, S. Dolinar and J. Statman. In particular, incor- 
porated by reference herein, is the description and 
FIGS. 4, 5, 6, 7, and 8 of the first TDA progress report 
dealing with implicit details for Viterbi decision making 
and timing processes. Another open literature publica- 
tion, including several theorems of interest which are 
incorporated herein by reference, is due to be published 
in the Journal of the ACM entitled A VLSI Decompo- 
sition of the deBruijn Graph by 0. Collins, S. Dolinar, 
5,068,859 
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R. McEliece, and F. Pollara. In the last-mentioned men- FIG. 2B depicts butterfly connections and labeling as 
tioned paper, theorems 3.4,4.3,4.6 and all of Sections 1 applied to an arbitrary butterfly 200. A butterfly is la- 
and 6 are incorporated herein by reference. beled, for purposes of partitioning and packaging in 
Returning again to FIG. 2A, comparison circuit 140 accordance with this invention, by dropping the right- 
is connected to adder circuits 120 and 125, while an- 5 most bit of the label of either of its input states. Thus 
other comparison circuit 150 is connected to adder note that the centermost butterflv 200. FIG. 2B. is la- 
6 
circuits 1M and 135. These add-compare-select circuits, 
in the manner shown in FIG. 2A, take inputs from the 
same pair of states. The output of one of these goes to a 
state obtained by discarding the rightmost bit of the 
input states and prefixing a 0 on the left. This operation 
provides the output result shown on the upper right 
output pin 155. The output of the other add-compare- 
select circuit goes to the state defined similarly but with 
a prefixed 1 instead of 0, as is shown for the lower right 
In Summary, the butterfly 100 of FIG. 2A has two 
input wires 110, 115 and two output wires 155, 160 for 
transmission of accumulated metrics. As just described 
each butterfly needs only four wires, because its two 
add-compare-select circuits get their inputs from the 
same pair of states. That butterfly’s two add-compare- 
select circuits, it is known, can share the same hardware 
for computing branch metrics. These facts make butter- 
flies natural elements to work with. This invention 
achieves novel results by using butterflies connected 
into “crenellated FFT-type” chips which in turn are 
used to form the decoder. 
The invention requires butterfly labeling, addressing 
and connecting which is a significant task. Before de- 
scribing our novel approach to this task, it is believed 
helpful to digress momentarily and discuss the overall 
requirements of a constraint length K=  15 decoder. 
For a constraint length of K=  15, there will be 2K-* or 
8,192 butterflies. The connection diagram of these 2K-2 
butterflies is a deBruijn graph in which the butterflies 
are graph nodes and the edges of the graph represent 
wires between butterflies. In accordance with this in- 
vention a set of 2K-2 butterflies can be split into modules 
called boards and the boards split into modules called 
chips. All of the modules or submodules of a given size 
are identical. This splitting is done in such a way that a 
large proportion of the required connections between 
butterflies are implemented internally within the mod- 
output pin 160. 
beled ax. . . xb since the rightmos; bit (;,o” or “I”) of its 
two inputs has been discarded. Each node in this graph 
is labeled by a (K-2)-bit binary string and each edge is 
10 labeled by a (K-1)-bit binary string. Each node is con- 
nected to four other nodes via four directed edges. A 
node receives its inputs via the pair of edges obtained by 
appending a 0 or 1 to the right of the node’s label, and 
it sends its outputs via the pair of edges obtained by 
The full deBruijn graph of 2K-2 butterflies requires 
exactly 2K-1 wires for the exchange of accumulated 
metrics. This total number of connections cannot be 
increased or reduced by any wiring scheme. However, 
20 it is advantageous to capture as many of these required 
I5 prefuring a 0 or 1 to the left of the node’s label. 
25 
30 
35 
40 
des. Furthermore, their internal structure does not 45 
depend on the size of decoder, and an appropriate num- 
ber of board modules and chip modules can be wired 
together to make any size decoder at least equal to the 
size of the module. 
velopment for the DSN is currently being designed 
with 16 boards and 512 chips. Each chip in this design 
contains 16 butterflies, and each board has 32 chips. 
However, the theory developed in this invention is 
completely general and produces a modular, hierarchi- 55 
cal partitioning of any size deBruijn graph into any 
number of first-level and second-level subgraphs 
(boards and chips, respectively). The exposition of the 
theory and the examples in this invention are selected 
without reference to the specific configuration chosen 60 
for the DSNs new decoder. 
All 2K-1 states in a constraint length K Viterbi de- 
coder are labeled with (K-l)-bit binary strings. An add- 
compare-select circuit takes as inputs the accumulated 
metrics of two states whose labels differ only in the 65 
rightmost bit. Each of these accumulated metrics has a 
different branch metric added to it and the smaller of 
the two sums is selected. 
The constraint length 15 Viterbi decoder under de- 50 
connections & possible within identical, small, modular 
units (chips and boards). Wires internal to modules can 
be easily implemented in today’s very large scale inte- 
gration approaches by duplicating the small module’s 
simple wiring diagram, while external wires between 
modules must be implemented on a custom-oriented 
wire-by-wire technique. 
A. FUNDAMENTALS OF THE PARTITIONING 
TECHNIQUES 
This invention employs a wiring approach which is 
based on well known Fast Fourier Transform (FFT)- 
type VLSI butterfly connection patterns. FIG. 3, in 
contrast, depicts a pseudo-module containing 32 butter- 
flies that are connected in a standard 8 by Cstage FFT 
pattern. Such a standard pattern implicitly includes 
clocking and processing capabilities, and such capabili- 
ties requires no further detailed description. FIG. 3 is 
presented in this patent application in order to contrast 
an ordinary pattern (FIG. 3) with the new and im- 
proved crenellated FFT-type, or punctured, butterfly 
pattern (FIG. 4) that is a key feature of this invention. 
Moreover FIG. 3 is useful to use as an explanation tool 
since the arrangement of nodes on FIG. 3 has a nor- 
mally accepted terminology that can be used to advan- 
tage in explaining the detailed concepts of this inven- 
tion. However, the full FFT-pattern in FIG. 3 cannot 
be directly used as a modular building block for a large 
Viterbi decoder, without the puncturing of nodes speci- 
fied in this invention. 
Modules (chips and boards) in this invention are con- 
structed from disjoint subsets of butterflies called roots. 
Each module contains a subgraph of the full-Fm pseu- 
do-module, FIG. 3. Each module contains root butter- 
flies (the vertical column 300 on the extreme left), first- 
generation descendants (column 305) of these roots 
(column 300), descendants (column 310) of these de- 
scendants, (column 305) and so forth. The descendants 
of a butterfly, as used in this patent application, are the 
two butterflies to which an earlier butterfly sends its 
outputs as seen in FIG. 2B. The invention’s module 
contains all descendants at each generation except those 
that are roots of another module. The full-FFT graph is 
punctured at those nodes which are roots of another 
module, and there are additional punctures eliminating 
all of a punctured node’s descendants. The invention’s 
module is expressed as a “crenellated FFT-type algo- 
rithm”. 
7 
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Such a crenellated FFT algorithm has several rules of ules, which are further subdivided into consecutive 
definition that should be followed in order to build a blocks of roots for the chip modules on each board. The 
long constraint length decoder with fully distributed crenellated FFTs generated from these root butterflies 
architecture which is capable of operating at high de- are hierarchical in the sense that the crenellated FFTs 
coding speeds as defined in this patent application. For 5 for the board is constructed without breaking any of the 
example, if a set of 2b root butterflies is consecutive in connections in the crenellated FFTs for the chips on the 
the last b bits (Le., the last b bits take on all possible board. 
values and all other bits are the same), then their descen- A single shift of a string having 10 as a prefix cannot 
dants through b generations are a block of butterflies produce another string having 10 as a prefix. Hence, for 
obtained by cyclic shifting the roots by b bits or less. A 10 modules constructed from Bo=2bconsecutive root but- 
module containing the roots and all of these descen- terflies with the prefix 10, the number B1 of fmt-genera- 
dants would have (b+ 1) stages, BS shown in FIG. 3. tion descendants in the crenellated FFT equals the num- 
Unfortunately, it is impossible to completely partition ber of roots Bo. The number of butterflies B, in each 
the deBruijn graph into nonoverlapping full-FFT mod- succeeding generation g of the crenellated FFT is given 
ules of the type described in connection on with FIG. 3; 15 by the linear recurrence 
and thus a module’s connection diagram, in accordance 
with this invention, must be punctured at those nodes Bg=Bg-1-Bg-2/4, 
corresponding to mot nodes of another module that 
has the identically Same crenellated FFT dgo- for 2SgSb=log2Bo. The module only contains de- 
rithm. 20 scendants through the bth generation; @+ 1)th-genera- 
The result of such puncturing is a crenellated FFT- tion descendants cannot be included because their par- 
type butterfly connection pattern 400 as legended in ent nodes belong to two different modules. It can be 
FIG. 4. Note that a comparison of FIG. 3 with FIG. 4 shown by evaluating the recursion formula that the 
shows that =me of the second and third generation number of free butterflies is b+3 and the total number 
butterflies from columns 310 and 315, FIG. 3, have been 25 of butterflies in the module (free butterflies plus butter- 
eliminated from the module and replaced by an equal flies in the crenellated FFT) is 2b+2 or four times the 
number of “free” butterflies, such as group 425 on the number of roots. The number of external wires’ leading 
rightmost side of the chip 450. The crenellated F R -  off the module is an indication of the wiring efficiency 
type graph 400 is a subgraph of the full FFT given by 
FIG. 3 and the free butterflies 425 complete the module. 30 
If the root butterflies are selected wisely in accor- 
dance with this invention, most of the full decoder’s 
2K-2 butterflies are found in some module’s crenellated 
FFT-type butterfly connection diagram. However, 
some butterflies do not belong to any crenellated FFT. 35 
These butterflies (group 425) are “free” in the sense that 
their wiring is not specified by the crenellated FFT- 
type butterfly construction of FIG. 4. The free butter- 
flies of course are also fabricated by VLSI technology 
and must physically reside within a module. Their con- 40 
nections to other butterflies, however, must be imple- 
mented by external wiring (Le. wiring that is outside the 
module(s) in order to assemble a Viterbi decoder. If 
such external wiring were not consistently employed 
the modules’ internal wiring would not be identical and 45 
thus a main advantage of this invention would be lost. 
Such identicality, as provided for by this invention, 
offers numerous benefits in duplicating, fabricating, etc. 
as mentioned earlier. 
fly construction thus contains two types of butterflies. 
The majority of butterflies belong to a crenellated FFT- 
type pattern 450, and some or all of their required con- 
nections are implemented by internal wiring (within the 
module) which is identical from module to module. The 55 
remaining free butterflies 425, FIG. 4, have only input 
output pin and internal connections fabricated in VLSI, 
but communicate via four external pin-connectors that 
are formed from, or are tied to, external non-chip wir- 
ing (two internal pins for inputs and two internal pins 60 
for outputs per each “free” butterfly). 
For the DSNs new Viterbi decoder, the set of root 
butterflies is taken to be the set of all 2K-4 butterflies 
having the common prefix 10. This selection of root 
butterflies works well (i.e., captures a large fraction of 65 4 16 4.00 
wires within modules) for module sized from 24 to about 
vided into consecutive blocks of roots for board mod- 64 92 1.44 
A module based on the crenellated FFT-type butter- 50 
Module Size 
Number of Number of external External wires 
butterflies wires, W per butterfly, w 
8 24 3.00 
16 36 2.25 
29 butterflies. The full block of root butterflies is subdi- 32 56 1.75 
-
of the modular decomposition. 
External wire and pin counts quoted in this application refer only to 
the wires required for exchange of accumulated metncs and do not 
include additional wires and pins needed for power and so forth because 
such other requirements are well known and do not form part of this 
invention. 
FIG. 4 shows the connection diagram for a 32-butter- 
fly butterfly chip module based on roots with the prefix 
10. The crenellated FFT-type pattern is on the left and 
the six free butterflies on the right have all their wires 
leading off chip. The crenellated FFT for the chip starts 
with eight root butterflies and continues for three gen- 
erations of descendants from these roots. The crenel- 
lated FFT resembles an ordinary 8 X 4-stage FFT, ex- 
cept for punctures eliminating six of the nodes, which 
eliminated nodes are replaced by free butterflies in this 
invention. The number of external wires per a 32-butter- 
fly chip is 56. 
Table 1 sets forth a listing of the number of external 
wires required for different module sizes which can be 
configured to form Viterbi decoders of arbitrary con- 
straint lengths. For the larger module sizes, the table 
shows that the number of external wires is approaching 
a lower bound of one external wire per butterfly. This 
table in a dramatic way shows that our invention is 
highly efficient. The crenellated FFT-type configura- 
tion maximizes the number of internal wires and mini- 
mizes the number of external wires, relative to previ- 
ously known straightforward deBruijn graph decompo- 
sitions which require four external wires per butterfly. 
Table 1 is presented below and below table 1 is a mathe- 
matical formula which also expresses these relations in a 
more generalized way. 
TABLE 1 
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dress, called arbitrary bits, is completely arbitrary in the 
sense that any choice will be consistent with the crenel- 
lated FFT construction. However, the arbitrary bits for 
all butterflies must be chosen in a way that assigns each 
128 160 1.25 5 (K-2)-bit butterfly to a unique (K-2)-bit address. One 
256 292 1.14 simple rule for guaranteeing a one-to-one mapping is to 
512 552 1.08 choose the arbitrary bits as the reversal of the most 
1024 1068 1.04 
2048 2096 1.02 significant bits (through and including the first occur- 
4096 4148 1.01 rence of 10) that were dropped to extract the partial 
8192 8248 1.01 lo address. Then, if this rule is adopted, the butterfly’s 
16384 16444 1.00 address is computed from the butterfly’s label according 
to: 
butterfly = (prefix, partial address) = @(suffix), partial 
TABLE I-continued 
Module Size 
Number of Number of external External wires 
butterflies wires, W per butterfly, w 
The table may also be expressed more generally as: 
W=26+2+4(b+3), 15 address) 
v=l+(b+3)2-* address=@artial address, suffu)=@artial address, 
ptprefu)), 
where 2b+2 is the size of the module (number of butter- 
flies), W is the total number of external wires, and w is 20 where suffix are the arbitrary bits and prefur are the 
the number of external wires per butterfly. most significant bits of butterfly up to and including the 
first Occurrence of 10. The notations pbrefix) and p(suf- We have lower bamds On the number Of edges cross- 
ing cuts which divide the nodes of a deBruijn graph into fix) denote the reversals of the indicated bit strings. For 
Sets of Or almost cardinality. These example, a butterfly label that is (abcdelo, fghijk) gives 
from the very number Of short cyc1es in the graph 25 a butterfly address that is (fghijk Oledcba), assuming 
and do not depend on the sets’ having identical internal 
connections. The present module design is less than a 
factor of two away from these bounds. 
B. BUTTERFLY ADDRESSING 
that abcde does not contain the string 
The above-described addressing rule produces a one- 
to-one mapping because it is obviously invertible. Given 
any (K-2)-bit address, first determine the partial address 
Each butterfly, labeled by a (K-z)-bit binary string, 30 by dropping Of the least significant bits through and the last Occurrence Of 01* The dropped bits 
are the arbitrary bits* Now compute the unique butter- 
must also be assigned a (K-2)-bit address or location. 
The full address specifies the butterfly’s exact position 
in the modular hierarchy. The most significant bits of fly label corresponding to that address by concatenating 
the address correspond to the butterfly’s board and chip 35 the reverse Of  the arbitrary bits with the partial address. 
location. For example, in a 24-board/28-chip configura- C. BUILDING MODULAR DECODERS 
tion for a constraint length 15 decoder (213 total butter- 
flies), the four most significant bits of the address spec- The board and chip mxhles defied by the crenel- 
ify the board, and the next four bits specify the chip lated FFT construction have the property that full 
within a board. The five least significant bits of the 4o Viterbi decoders of all sizes at least equal to the size of 
address specify the position of the butterfly within a the module can be constructed by appropriately con- 
chip. necting identical copies of the module, without revising 
The addressing formula is somewhat arbitrary, but it the internal wiring within any module. FIG. 5 shows a 
must satisfy two basic conditions: 1) It must be a one-to- 32-butterfly chip wired as a constraint length 7 decoder, 
one mapping from (K-a)-bit butterflies to (K-2)-bit ad- 45 and FIG. 6 shows two 32-butterfly chips wired as a 
dresses and 2) it must be consistent with the partition of constraint length 8 decoder. Arrows correspond to chip 
the deBruijn graph into crenellated F R s ,  i.e., all but- pins and heavy lines represent external wires between 
terflies assigned to certain chip and board locations by chip pins. Thin lines represent internal connections 
the crenellated FFT construction should be mapped to within the chip. Note that many of the heavy lines in 
those Same locations by the addressing formula. Free FIG. 6 connect butterflies within the same chip, as do 
butterflies may be mapped to any Convenient free ad- all of the heavy lines in FIG. 5. However, these connec- 
dress. tions cannot be incorporated internally within the chip, 
The specification of a butterfly’s (K-2)-bit address 
First, compute the butterfly’s par- 
because the chip would no longer be a universal mod- 
ule, i.e., Some larger constraint length decoder could proceeds as 
tial address by dropping from its (K-2)-bit label all of not be built from the 
the most significant bits through and including the first 55 A legend is presented at the side of FIG. 
occurrence of the string 10. The partial address consists that is useful for identifying the of the butterfly 
of all the bits to the right of the first 10, and it is empty assigned to each location within the module, The de- if there is no occurrence of 10 in the butterfly’s (K-2)-bit tailed rules for connections, and addressing as label or if 10 first occurs in the two least significant bits. 6o defined for this invention are in keeping with the de- 
The partial address is the only part of the full address 
that is specified by the crenellated FFT For scription of FIG. 2B and the additional description 
example, in a 28-chip decoder, a address of bits given in section B. hereinbefore. This legend of FIG. 5 
will determine exactly which chip a given butterfly is not believed to require further explanation since it is 
or less is one of the free butterflies that is not assigned to 65 nections and descfipto~ of FIG. 4 and the earlier de- 
any chip’s crenellated FFT. scription for FIGS. 2A and 2B. 
The partial address sets the most significant bits of a self explanatory drawing of two 
butterfly’s full address. The remaining part of the ad- 32-butterfl~ crenellated FFT-type modules that have 
tightly wired chips. 
belongs to, but a butterfly with a partial address of 7 bits self when considered in view of the con- 
FIG. 6 is a 
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been wired externally as shown by the darker lines of The remaining half of the connections (such as connec- 
the drawing as per FIG. S’s legend that is also used for tions 855) form an irregular pattern across the interior 
FIG. 6. The table to the righthand side of FIG. 6 is of the ring, as illustrated in FIG. 8A. Identical modules 
again indicative of the location and butterfly labeling in can be constructed by slicing the Hamiltonian ring into 
accordance with this invention. FIG. 6 depicts a viterbi 5 equal-size linear segments (FIG. 8B). Almost half of the 
decoder of constraint length K=8 and it is not believed wires required for accumulated metric exchange can be 
to require any further description. implemented internally within the modules. The total 
FIG. 7 shows the connection pattern for a 5 12-butter- number of external wires required for a module of size 
fly board module based on roots with the prefix 10. The 26 is 
crenellated FFT contains 12s roots and 7 generations of 10 
descendants. The 128x 8-stage FFT-type template (a w=26+1 +2 
larger version of FIG. 4) is obvious, even though over 
half the nodes from this template are missing in the and the number of external wires per butterfly is 
crenellated version. The crenellated FFT structure 
includes 502 of the board module’s 512 butterflies, leav- 15 w=2(1+2-b). 
ing just 10 free butterflies per board. The number of 
external wires per 512-butterfly board is 552, just over 1 E. OTHER DESIGN APPLICATION OF THE 
wire per butterfly (about half as many external wires as INVENTION 
for a same-size module based on the alternative embodi- 
ment construction of our invention BS shown in FIG. 8 20 There are, Of course, additional devices which may 
and discussed in more detail hereinafter). be constructed in accordance with the principles of our 
FIGS. 4 through 7 illustrate how the definition ofthe invention that are unrelated to building practical 
first-level subgraph (a board) is completely consistent Viterbi decoders of unusually 10% constraint lengths. 
with the definition of the second-level subgraph (a For example, Our modular decomposition of the de- 
chip). The 512-butterfly board in FIG. 7 is built from 25 BruiJn graph fight be Useful for building spectrum 
sixteen of the 32-butterfly chips in FIG. 4. In FIG. 7 analyzers and very large multipliers based on the well 
arrows correspond to chip pins, and unconnected ar- known Schronager-Strassen algorithm. 
rows represent board pins (which must be connected to Such other applications of the principles and features 
pins On other boards via the backplane). The dots are Of this invention Will be well recognized to those of 
butterfly nodes in FIG. 7. Heavy lines represent wires 30 ordinary skill in this art and need no further description. 
on the board between chip pins, and thin lines represent Suffice it to say at this point that the principles de- 
internal connections within the chip. Pictorially, the scribed and claimed herein are limited only by the ap- 
crenellated FFT portions of eight of the sixteen chips in pended claims when construed in accordance with the 
FIG. 7 are identical copies of the crenellated FFT por- applicable construction and interpretation tenets of the 
tion of the chip in FIG. 4, and the crenellated FFT 35 Patent Laws. 
portions of the other eight chips are depicted by their What is claimed is: 
mirror images (for convenience of display). Similarly, 1. A method of partitioning a well-known deBruijn 
the depictions of the six free butterflies in each chip are graph of arbitrary size (Le., containing an arbitrary 
displaced horizontally by varying amounts to empha- number of nodes 2G, where G is any positive whole 
size the crenellated FFT-type structure and pattern of 40 integer, with such nodes being connected according to 
the VLSI layout of the board. the prescribed connectivity of the deBruijn graph), 
The hierarchical nature of the crenellated FFT con- wherein such method is characterized by the steps com- 
struction holds not just for 32-butterfly chips and 512- prising: 
butterfly boards but also for all other module sizes 2b+2. dividing the deBruijn graph into identical internally 
Each module constructed from consecutive roots with 45 wired modules, with provisions for additional ex- 
the prefix 10 can be built from two modules half its size ternal wires between modules as necessary to com- 
constructed from the same type of roots. plete said connectivity of said deBruijn graph; and 
Chip and board modules may include some additional formulating a Viterbi decoder, or any other suitable 
internal connections if they are destined only for a par- device having deBruijn graph connectivity, from 
ticular size of decoder (e.g., just the constraint length 15 50 said modules formed by said dividing step. 
decoder). Also, by restricting the decoder to constraint 2. The method of partitioning said deBruijn graph in 
lengths 15 and larger and allowing one of the boards to accordance with claim 1 wherein said dividing is hierar- 
be different from the others, we can reduce the number chical and said formulating step is therefore further 
of wires between boards without changing the chips. characterized by: 
These facts give some flexibility if the backplane were 55 assembling modules of size 26 by wiring together 
to present some unexpected wiring problems. modules of any smaller size 2b‘, where b and b’ are 
any positive integers with b’ less than b. 
3. The method of partitioning said deBruijn graph in 
accordance with claim 2 wherein said dividing step is 
further characterized as comprising: 
mapping a crenellated FFT structure of nodes, to.- 
gether with an arbitrary assignment of free nodes 
not found within any module’s crenellated FFT 
structure from modules of any size 2b+2, bZO, 
where b is any non-negative integer. 
4. The method of partitioning said deBruijn graph in 
accordance with claim 3 wherein the said formulating 
step is further characterized by: 
D. ALTERNATE EMBODIMENT 
Another mathematically appealing way of creating 
identical modular units that incorporates a reasonable 60 
proportion of internal wires is to exploit one of the 
Hamiltonian paths of the deBruijn graph. A known 
Hamiltonian path structure is depicted in FIG. 8, where 
each node is depicted by a dot. These nodes correspond 
to butterflies, and one of the two outputs of each butter- 65 
fly is connected to one of the two inputs of another 
butterfly in a large ring 845 (FIG. Sa). This ring con- 
tains all of the butterflies and half of their connections. 
13 
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mapping each crenellated FFT structure so that each 
one comprises: 
blocks of 26 consecutive root nodes with labels 
containing the prefm “10” (in binary notation), 
and continuing in an FFT-like connection pat- 
tern with first-generation descendants of these 
nodes, next-generation descendants of these de- 
scendants, and so forth through the bth genera- 
tion, except for punctures occurring at any point 
where a descendant equals a root node of an- 
other module. 
5. The method of partitioning said deBruijn graph in 
accordance with claim 3 wherein said formulating step 
is further characterized as comprising: 
said crenellated FFT structure is characterized as 
comprising blocks of 26 consecutive root nodes 
with labels containing the prefix “01” (in binary 
notation), and continuing in an FFT-like connec- 
tion pattern with first-generation descendants of 
these root nodes, next-generation descendants of 
these descendants, and so forth through the bth 
generation, except for punctures occurring at any 
point where a descendant equals a root node of 
another module. 
6. The method of partitioning said deBruijn graph in 
accordance with claim 5 wherein said dividing step is 
further characterized by: 
mapping the free nodes, as well as the nodes belong- 
ing to crenellated FFT structures into unique loca- 
tions in the modular hierarchy according to a one- 
toone addressing formula. 
7. The method of partitioning said deBruijn graph in 
accordance with claim 6 wherein said addressing for- 
mula is further characterized by the step of: 
calculating a node’s address as all of the bits (if any) of 
the node’s label following the first occurrence (if 
any) of “01” in the label, concatenated with a se- 
quence of bit obtained by reversing the order of all 
of the rest of the bits including the first “01” (if 
14 
any) of “IO” in the label, concatenated with a se- 
quence of bits obtained by reversing the order of all 
of the rest of the bits of the label including the first 
“10” (if any). 
11. The method of partitioning said deBruijn graph in 
accordance with claim 10 and further characterized by: 
specifying the number of internal connections 
(“C;n{’) inside a module which contains 2bnodes in 
accordance with Cint=26-1; and 
further specifying the number of external terminals 
(“Tex;‘) required to complete the deBruijn graph 
connectivity of a module containing 26 nodes in 
accordance with T,1=2b+ 1 +2. 
12. The method of partitioning said deBruijn graph in 
accordance with claim 2 and further characterized as 
comprising: 
constructing modules of any size 26, bhO, from a 
linear chain of nodes; and 
designating such linear chains from consecutive lin- 
ear segments of nodes along any well-known Ham- 
iltonian path of the deBruijn graph. 
13. A long constraint length maximum likelihood 
convolutional decoder (Viterbi decoder) capable of 
operating at high decoding speeds (one million bits per 
25 second and higher) heretofore thought impractical, 
comprising: 
decision-making means comprising individual deci- 
sion-making units organized according to a fully 
distributed decoder architecture; and 
said decision-making units arranged in a butterfly 
configuration, connected to form a Viterbi decoder 
by a known deBruijn graph having the butterflies 
connected as nodes according to the prescribed 
connectivity of the deBruijn graph; and 
said distributed decoder architecture is further char- 
acterized by employing one butterfly processor for 
each pair of possible encoder states. 
14. A Viterbi decoder in accordance with claim 13 
5 
10 
2o 
30 
35 
and further characterized by: any). 
8. The method of partitioning said deBruijn graph in said decision-making units including means for per- 
accordance with claim 3 and wherein said method is forming bit-serial operations to obtain metrics asso- 
further characterized by the additional steps of: ciated with said Viterbi states. 
specifying the number of internal wires or connec- 15. A Viterbi decoder in accordance with claim 13 
tions (-tin;') inside a module which contains 26+2 45 wherein the decoding operation is further characterized 
nodes in accordance with Cint=3(2’+2)-2@+3); 
and means performing a traceback operation on decoding 
further specifying the number of external wires or 
by: 
decisions made by the decision-making units. 
connections (“Tex;’) required to complete the de- 16. A Viterbi decoder in accordance with claim 13 
Bruijn graph connectivity of a module containing 50 and said deBruijn graph is further characterized by: 
2b+2 nodes in accordance with modular units that serve as building blocks for Viterbi 
Text= 2’+2+4@ + 3). decoders of any given one of said long constraint 
lengths, with said modular units being formed by 
splitting said deBruijn graph into identical modular 
17. A Viterbi decoder in accordance with claim 16 
said modular units of any sue 26 butterfly processors 
may be assembled by wiring together said modular 
units of any smaller size 26 butterfly processors, 
where b‘ and b are any positive integers with b’ less 
than b; and 
modular units of size 26 butterfly processors may be 
assembled by wiring together to form a Viterbi 
decoder of any constraint length K greater than or 
equal to b+2. 
18. A Viterbi decoder in accordance with claim 17 
9. The method of partitioning said deBruijn graph in 
accordance with claim 3 wherein said dividing step is 
mapping the free nodes, as well as the nodes belong- 
ing to crenellated FFT structures into unique loca- 
tions in the modular hierarchy according to a one- 
to-one addressing formula. 
10. The method of partitioning said deBruijn graph in 60 
further characterized by: 55 units. 
and further characterized by: 
accordance with claim 3 and further characterized by 
the steps of: 
mapping the free nodes, as well as the nodes belong- 
ing to crenellated FFT structures into unique loca- 
tions in the modular hierarchy according to a one- 65 
to-one addressing formula; and 
calculating a node’s address as all of the bits (if any) of 
the node’s label following the first occurrence (if and further characterized by: 
5,068,859 
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modular units of any size 2b+2, bZO, are constructed free butterfly processors, as well as the butterfly pro- 
from a crenellated FFT structure of butterfly pro- cessors belonging to crenelated FFT structures, are 
ccssors, together with an arbitrary assignment of mapped into unique locations in the modular hier- 
free butterfly processors not found within any archy according to a one-to-one addressing for- 
modular unit’s crenellated FFT structure. 5 mula. 
1). A Viterbi decoder in accordance with claim 13 28. A Viterbi decoder in accordance with Claim 25 
said modular units containing equal numbers of iden- a butterfly processor’s address is calculated 8s the bits 
(if any) of the butterfly’s label following the first 
a. A Viterbi decoder in a m o r b =  with occurrence (if any) of “01” in the label, concate- 
nated with a sequence of bits obtained by reversing 
the order of all of the rest of the bits of the label modular units of any size 2b+2, bZO, are constructed 
including the first “01” (if any). from a crenellated FFT structure of butterfly pro- 
cessors, together with m arbitrary assignment of 29. A Viterbi decoder in accordance with claim 24 
free butterfly processors not found ay I5  and said crenellated structure is further character- 
ular unit’s crenellated FFT structure. 
processors with labels containing the prefu “01” 
(in binary notation), and continuing in an FFI’-like 
connection pattern with first-generation descen- 
dants of these roots, next-generation descendants of 
these descendants, and so forth through the bth 
generation, except for punctures occumng at any 
point where a descendant equals a root of another 
modular unit. 
30. A Viterbi decoder in accordance with claim 24 
and said deBruijn graph is further characterized by: and further characterized by: 
tical butterfly processors. 
and further characterized by: 
19 10 
ized as: 
21. A Viterbi decoder i,, with 19 COIIlpriSing blocks Of 2‘ COnseCUtiVe root butterfly 
and said crenellated FFT structure is further character- 
iZCd as: 
comprising blocks of 2b consecutive root butterfly 20 
pracessors with labels containing the prefix “01” 
(in binary notation), and continuing in an FFT-like 
connection pattern with first-generation descen- 
dants of these roots, next-generation descendants of 25 
these and so forth through the bth 
generation, except for punctures occurring at any 
modular unit. 
and further characterized by: point where a descendant a root Of another a first number of internal wires (‘4Winiy) inside a mod- 
ular unit containing 2b+2 butterfly processors is 
number of external pins or terminals (‘‘PeXt‘’) re- 
quired to complete the deBruijn graph connectiv- 
ity of a modular unit containing 2b+2 butterfly 
processors is specified as Par= 2b+2+ 4(b + 3). 
22. A Viterbi decoder in accordance with claim 19 30 specified as Win,=3(2b+1)-22(b+3); and a second 
and further characterized by: 
modular units of any size 26, bZO, are constructed 
from a linear chain of butterfly processors; and 
such b e a r  chains are constructed from consecutive 
well-known Hamiltonian path of the deBruijn 
graph. 
23. A Viterbi decoder in accordance with claim 22 
a first number of internal wires ((‘Winr)’) inside a mod- 40 
ular unit containing 2bbutterfly processors is speci- 
fied as W,nt=2b- 1; and 
a second number of external pins or terminals (“Pex,”) 
required to the deBruijn graph wnnec- 
tiGtY of a modular unit containing 2’nodes is SPeci- 45 
fied as Pex,=2b+1+2. 
linear segments of butterfly processors along any 35 31. A Viterbi decoder in accordance with claim 24 
and further characterized by: 
free butterfly processors, as well as the butterfly pro- 
cessors belonging to crenelated FFT structures, are 
mapped into unique locations in the modular hier- 
archy according to a one-to-one addressing for- 
mula. 
32. A Viterbi decoder in accordance with claim 24 
a butterfly processor’s address is calculated as the all 
of the bits (if any) of the butterfly processor’s label 
following the first occurrence (if any) of “10” in 
the label, concatenated with a sequence of bits 
obtained by reversing the order of all of the rest of 
the bits of the label including the first “10” (if any). 
33. A Viterbi decoder in accordance with claim 13 
a crenellated FFT structure which is characterized as 
25. A Viterbi decoder in accordance with claim 24 comprising blocks of 26 consecutive root butterfly 
processors with labels containing the prefu “lo” 
said modular U n i t s  containing additional terminals for 55 (in binary notation), and continuing in an Fm-like 
externally connectable wiring, which terminals are connection pattern with first-generation descen- 
connected with butterfly processors inside the dants of these roots, next-generation descendants of 
modular unit via a wiring pattern which is identical these descendants, and so forth through the bth 
for all modular units. generation, except for punctures occurring at any 
26. A Viterbi decoder in accordance with claim 25 60 point where a descendant equals a root butterfly 
processor of another modular unit. 
said decoder containing external wiring between said 34. A method of formulating and packaging a long 
additional terminals with such external wiring con- constraint length Viterbi decoder (K about 15 or 
necting pairs of butterfly processors in one or two 
of said modular units, so as to maintain deBruijn 65 formulating a trellis diagram of decision-making units 
graph connectivity for the decoder. for a constraint length K Viterbi decoder into a 
deBruijn graph of 2K-2 separate butterfly proces- 
sors; and 
and further characterized by: 
and further characterized by: 
24. A Viterbi decoder in accordance with claim 19 
each of said modular units containing internal pre- 
and said deBruijn graph is further characterized by: 
connected Wiring between butterfly processors in 50 
tern is identical for all modular units. 
it’s own modular Unit, which internal Wkhg pat- and Mid deBruijn graph is further characterized by: 
and said deBruijn graph is further characterized by: 
and said deBruijn graph is further characterized by: 
higher) comprising the steps of: 
27. A Viterbi decoder in accordance with claim 25 
and further characterized by: 
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supplying 2K-* connecting wires for communication scendants through B generations in the crenellated 
of accumulated state metrics used in said decoder. FFT pattern, said free butterfly processors not 
35. A method of formulating and packaging a long belonging to any board’s crenellated FFT pattern. 
constraint length Viterbi decoder (K about 15 or 40. A method of formulating and packaging a long 
higher) in m x m b c e  with claim 34 and comprising the 5 constraint length Viterbi decoder in accordance with 
additional step of: claim 38, each of whose board modules further com- 
modularizing said graph into first and second level prise: 
identical xllodules (boards and Chips), both Of any 
which can be replicated as universal building positive integers) butterfly processors constructed 
blocks. lo from consecutive linear segment of butterfly pro- 
36. A method of formulating and packaging a long cessors along the same Hamiltonian path used to 
define the chips; constraint length Viterbi decoder (K about 15 or 
higher) in accordance with claim 35 and comprising the =id linear chain including all of the butterfly proces- 
sors in 2J3-b consecutive chip modules; additional steps of: 
each butterfly processor within said chain of butterfly 
processors connected inside the board’s VLSI 
chips to its adjacent butterfly processor or adjacent 
pair of butterfly processors located within the same 
chip; and 
circuit board connecting each pair of adjacent but- 
terfly processors within said chain which are not 
located within the same chip. 
41. A method of formulating and Packaging a long 
constraint length Viterbi decoder in accordance with 
claim 36, each of whose chip modules further com- 
prises: 
a set of 2b root butterfly processors whose labels are 
a linear chain of 2B(Bsb, where B and b 
fabricating said second-level modules (chips) on a 15 
VLSI microchip, said microchip containing a num- 
ber of identical butterfly processors; performing 
arithmetical and logical operations required for 
decoding; and 
communicating as required during decoding between 20 
butterfly processors via a combination ofintra-chip wiring outside the chips but inside the integrated 
and extra-chip wiring. 
37. A method of formulating and packaging a long 
constraint length Viterbi decoder (K about 15 or 
higher) in accordance with claim 36 and further com- 25 
prising the additional step of: 
fabricating the first-level modules (boards) on a cir- 
cuit board, said circuit board containing a number 
of identical second-level modules (chips), which 
communicate with other chips via a combination of 30 consecutive in the last b bits (Le., the last b bits take 
intra-board and extra-board-wiring. 
38. A method of formulating and packaging a long 
constraint length Viterbi decoder in accordance with 
claim 37 and comprising the additional step of: 
specifying the intra-chip wiring, the extra-chip wir- 
ing, the intra-board wiring, and the extra-board 
wiring in such a manner that the intra-chip wiring 
pattern is identical for all chips, the intra-board 
wiring pattern is identical for all boards, and the 
combination of all of the wiring for the entire de- 
coder exactly matches the prescribed connectivity 
of said deBruijn graph. 
39. A method of formulating and packaging a long 
constraint length Viterbi decoder in accordance with 
claim 38, each of whose board modules further com- 
prises: 
a set of 28 (BSb, where B and b are any positive 
integers) root butterfly processors whose labels are 
consecutive in the last B bits (Le., the last B bits 
take on all possible values and all other bits are the 
same), said root butterfly processors including all 
of the rot butterfly processors for 2B-b different 
chip modules; 
descendants of the board’s root butterfly processors 
through B generations, except for punctures occur- 
ring at any point where a descendant equals a root 
butterfly processor of another board; 
said root butterfly processors and descendants con- 
nected to each other inside the board’s VLSI chips 
on all possible values and all other bits are the 
same) and descendants through b generations, ex- 
cept for punctures occumng at any point where a 
descendant equals a root butterfly processor of 
said root butterfly processor and descendants con- 
nected to each other within the VLSI chip, via a 
punctured FFT-type connection pattern, referred 
to as a “crenellated FFT” pattern; and 
additional free butterfly processors equal in number 
to the difference between the total number of but- 
terfly processors in the unpunctured full-FFT pat- 
tern through b generations of descendants and the 
total number of root butterfly processors and de- 
scendants through b generations in the crenellated 
FFT pattern, said free butterfly processors not 
belonging to any chip’s crenellated FFT pattern. 
42. A method of formulating and packaging a long- 
constraint length Viterbi decoder in accordance with 
50 claim 36, each of whose chip modules further com- 
prises: 
a linear chain of 26 butterfly processors, constructed 
from consecutive linear segments of butterfly pro- 
cessors along any well-known Hamiltonian path of 
the deBruijn graph; and 
each butterfly processor within said chain of butter- 
flies connected within the VLSI chip to its adja- 
cent butterfly processor or adjacent pair of butter- 
35 another chip; 
40 
45 
55 
through b generations, and outside the chips but 60 
within the integrated circuit board for the remain- 
ing B-b generations, via a crenellated FFT pattern; 
and 
additional free butterfly processors equal in number 
to the difference between the total number of but- 65 
terfly processors in the unpunctured full-FFT pat- 
tern through B generations of descendants and the 
total number of root butterfly processors and de- 
*y Processors located within the same chip. 
43. A long constraint length Viterbi decoder (K 
a trellis diagram of decision-making units for a con- 
straint length K Viterbi decoder in the form of a 
deBruijn graph of 2k-2 separate butterfly proces- 
sors; and 
zK-l connecting wires for communication of accumu- 
lated state metrics used in said decoder. 
15 Or higher) ComPfising: 
19 
5,068,859 
20 _ _
44. A long constraint length Viterbi decoder (K 
about 15 or higher) in accordance with claim 43 and 
46. A long constraint length Viterbi decoder (K 
about 15 or higher) in accordance with claim 44 and 
a i d  circuit board further comprising: 
said graph further comprising: a number of identical second-level modules (chips), 
which communicate with other chips via a combi- 
nation of intra-board and extra-board wiring. 
47. A long constraint length Viterbi decoder in accor- 
dance with claim 46 and having intrachip, extra-chip, 
intra-board, and extra-board wiring, and further com- 
5 
fvst and second level identical modules (boards and 
universal chips), both of which can be replicated 
building blocks. 
45. A long constraint length Viterbi decoder (K io prising: 
about 15 or higher) in accordmce with claim 44 
further comprising; and 
intra-chip wiring which is identical for all chips; 
intra-board wiring which is identical for all boards; 
the combination of all of the wiring for the entire 
decoder exactly matches the prescribed connectiv- 
ity of said deBruijn graph. 
wcond-level modules (chips) fabricated on a VLSI 
microchip containing a number of identical butter- 
fly processors. 
15 
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